



PATENT ABSTRACTS OF JAPAN

(11) Publication number: **09181938 A**(43) Date of publication of application: **11.07.97**


(51) Int. Cl.

H04N 5/12
H04N 5/10
(21) Application number: **07341522**(22) Date of filing: **27.12.95**(71) Applicant: **NEC CORP**(72) Inventor: **NIIJIMA SHINJI**
**(54) HORIZONTAL SYNCHRONIZING SIGNAL
GENERATING CIRCUIT**
(57) Abstract:

PROBLEM TO BE SOLVED: To provide a horizontal synchronizing signal output by accurately extracting a horizontal synchronization input after a vertical synchronizing signal period regardless of an odd numbered field and an even numbered field.

SOLUTION: The generating circuit is provided with a selector 12 which selects either of output signals B, D of a count decoder 17 and provides an output of the selected signal as an input mask signal MI and a selector F/F 11 receiving a self-generating signal C and an output signal of an AND gate 2 to select the operation of the selector 12. Then an invalid period of an edge detection signal E is revised when a composite synchronizing signal SY is normally received and a horizontal synchronizing output signal SH is generated corresponding to a fault input.

COPYRIGHT: (C)1997,JPO






[illegible][illegible]




(説明が解決しようとする課題) 上述した従来の水平同期信号発生回路は、垂直同期期間中の水平同期入力を生成して該水平同期出力を出力し、その後入力する次の垂直立下がりを常に水平同期入力として受け付けてしまうことにより、垂直同期期間直後の水平同期入力の正誤な抽出ができず対称的な水平同期出力を出力できない。従って、垂直同期期間入力の正しい入力(00117)本発明の目的は、偶数フィールドに上記誤った水平同期入力を検出可能な水平同期入力を正確に抽出し、対応する水平同期信号を出力することにある。(0018)

[illegible][illegible][illegible][illegible][illegible]

[illegible]


<http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl>





01/02/24



【図7】

<http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl>


01/02/24



【図5】

<http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl>

01/02/24


<http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl>

01/02/24